Cramster.com - Homework Solutions, Lecture Notes, Exams, and Free Online Homework Help
Sign Up Now! Login Help Cramster Blog
Problem Solved.
    Home    
    Homework Help    
   Answer Board   
    Resources (Beta)    
   
You Are Here: Home > Answer Board > Electrical Engineering > Topic: DIGITAL LOGIC - 3456
Member's Topic Headline:

DIGITAL LOGIC - 3456

Know the answer? Have a better solution? Share it.
Sign Up Now for FREE!
Join the thousands of students
getting ahead in their classes.
Member Testimonials

Question:

Advertisement:
Answer | Ask New Question | Customize Profile | Leaderboards | 
FAQ

Member's Avatar
Scholar
Karma Points: 332
Respect (98%):
Date Posted: 5/14/2008 4:42:58 AM  Status: Live
DIGITAL LOGIC - 3456
Course Textbook Chapter Problem
Digital Circuits N/A N/A N/A
Question Details:
Bonus Point Alert! Earn +4 additional karma points for helping this annual member.

Answers:

Cramster Expert

Member's Avatar
(Cramster SME)
Moderator
Cramster In-House Subject Matter Expert
Date Posted: 5/16/2008 12:25:57 AM  Status: Live
Asker's Rating: Lifesaver   
Response:
To detect the sequence 010 and 1001, I have used right shift register and some logical gates
The flow of data is given at the 'input sequence data' input as shown below.
For every clock pulse the data is shifted by one position towards right side.
(1) When ever , then output logic at '010 sequence detector' is 'HIGH'. And 'LOW' for all remaining seven combinations of
(2) When ever , then output logic at '1001 sequence detector' is 'HIGH'. And 'LOW' for all remaining fifteen combinations of
 
I hope this helps you..............



By reading or posting messages on these forums, you are agreeing to the Answer Board's Terms of Service and Conduct (TSC).


About Cramster | Terms of Use | Privacy Policy | Contact Us | Press Room | Site Map | Support | Anti-Cheating Policy

Cramster.com is not affiliated with any publisher. Book covers, title and author names appear for reference only.
Copyright © 2008 Cramster, Inc.